os/doc
3
0
Fork 0
Code Issues Pull requests Projects Releases Wiki Activity

o Remove my entry for an Intel Tiger 4 (4-way Itanium 2) for core

Browse source 
ia64 development.
o  Add an entry for a Supermicro SuperServer 2-way Itanium 2 to serve
   as a replacement for my Merced based prototype.
o  Add an entry for an IBM xSeries 450 (4-way Itanium 2) to serve as
   ia64 package build machine. The IBM specifically for its chipset.

I can dream, can I...
This commit is contained in:
Marcel Moolenaar 2004-03-01 04:23:59 +00:00
parent 6b3650de36
commit 1d1bcbc1d5
Notes: svn2git 2020-12-08 03:00:23 +00:00 
svn path=/www/; revision=20233
1 changed files with 17 additions and 3 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

20
en/donations/wantlist.sgml
View file

@ -1,6 +1,6 @@
<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN" [
<!ENTITY base CDATA "..">
<!ENTITY date "$FreeBSD: www/en/donations/wantlist.sgml,v 1.175 2004/02/21 13:49:26 simon Exp $">
<!ENTITY date "$FreeBSD: www/en/donations/wantlist.sgml,v 1.176 2004/02/25 11:10:05 krion Exp $">
<!ENTITY title "FreeBSD Developers Want List">
<!ENTITY email 'donations'>
<!ENTITY % includes SYSTEM "../includes.sgml"> %includes;
@ -256,8 +256,22 @@
<tr>
<td>marcel</td>
<td>CA, USA</td>
<td>Intel Tiger 4 (4-CPU Itanium 2 machine)</td>
<td>Core ia64 development</td>
<td>Supermicro SuperServer 6113M-i. The machine is a 2-way
Itanium 2 (Madison) machine in a 1U rackmount casing.</td>
<td>Replacement machine for the BigSur I have now. The machine
is based on the Intel E8870 chipset, which is very common but
which we don't have among the active developers.</td>
</tr>
<tr>
<td>marcel</td>
<td>CA, USA</td>
<td>IBM xSeries 450. The machine is a 4-way Itanium 2 (Madison)
based on the IBM XA-64 chipset.</td>
<td>Package build machine in the FreeBSD cluster (aka bento).
This machine in particular because of the unique chipset and
the fact that it has 4 processors. This makes it an ideal
machine for parallel package builds during normal operation
and a validation box for release engineering.</td>
</tr>
<tr>