os/doc
3
0
Fork 0
Code Issues Pull requests Projects Releases Wiki Activity

Add 2017Q3 AMD Zen architecture support entry from cem

Browse source
This commit is contained in:
Benjamin Kaduk 2017-10-19 02:48:27 +00:00
parent 23c5c3ff68
commit 25e087f55f
Notes: svn2git 2020-12-08 03:00:23 +00:00 
svn path=/head/; revision=51135
1 changed files with 74 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

74
en_US.ISO8859-1/htdocs/news/status/report-2017-07-2017-09.xml
View file

@ -180,4 +180,78 @@
<partialsponsor>The &os; Foundation&nbsp;[2]</partialsponsor>
</project>
<project cat="arch">
<title>AMD Zen (family 17h) support</title>
<contact>
<person>
<name>
<given>Conrad</given>
<common>Meyer</common>
<email>cem@FreeBSD.org</email>
</name>
</person>
</contact>
<body>
<p>This quarter, a bit of work was done to enhance platform
support for AMD Zen (Ryzen, Threadripper, Epyc) processors:</p>
<ul>
<li>The CPU topology detection code was enhanced to properly
detect Zen dies and CCXes. This gives the scheduler more
locality information to make scheduling decisions.</li>
<li>The x86 topology analysis was enhanced to report dies and
CCXes, in addition to the existing reporting on packages,
cores, and threads. An example of the new output is
&quot;FreeBSD/SMP: 1 package(s) x 2 groups x 2 cache groups
x 4 core(s) x 2 hardware threads&quot;.</li>
<li>The amdsmn(4) driver for accessing SMN (System Management
Network) registers was added.</li>
<li>CPU temperature monitoring support for Zen was added to
amdtemp(4).</li>
<li>In cpufreq(4):
<ul>
<li>Added support for decoding Zen P-state info from MSRs
(mostly not necessary due to ACPI P-state information,
but potentially useful)</li>
<li>Work around the apparent Ryzen inability to achieve
the P1 state by not busying cores waiting to
transition.</li>
</ul>
</li>
<li>The intpm(4) smbus driver was fixed to attach to FCH
(Fusion Controller Hub).</li>
<li>All MCA banks are now enabled and monitored on Zen
CPUs.</li>
<li>Feature bit decoding was added for: CLZERO, SVM features,
RAS capabilities.</li>
<li>SHA intrinsic support was added to the aesni(4) driver.
Ryzen is currently the only desktop processor to feature
these intrinsics. Support is also present in Intel's
Goldmont line of low end SoCs.</li>
</ul>
<p>Overall, Zen is now a very usable platform for x86
workstations and servers.</p>
</body>
<sponsor>Dell EMC Isilon</sponsor>
<help>
<task>Add HWPMC support for new performance counters in
Zen.</task>
<task>Add support for the CCP (Crypto Co-Processor).</task>
</help>
</project>
</report>